					R	EVISIO	ONS														
LTR					DE	SCRIP	TION						[DATE (YR-M	O-DA)		AF	PRO\	/ED	
																	Г	∎:÷i	्यहा		
																	ļ	P72	955		
																	3	294	$\mathbf{X}_{\mathbf{z}}$	X	
																	ł	-8	54	Ň.	
																	L	-104			
Prepared in ac	corda	ance wit	h ASME	Y14.2	4												V	endo	⁻ Item	Draw	ving
REV	or She																				
SHEET				1																	
REV																					
SHEET	1	2 3	3 4	5	6	7	8	9	10	11	12	13	14	15	16						
		<u>. I</u>	PREP	ARE	DBY							D						IME			
PMIC N/A			RICK	OFFI	CER							COL	.UMI	BUS,	OH	10 4	3218	8-399	0		
											ht	tps://	/wwv	v.dla	.mil/	land/	land	mari	<u>time</u>		
Original	date	of	CHEC	KED	BY					TITL	E		.								
draw YY-M	ving M-DD		RAJ	ESH I	РПНА	ADIA						KCUI SH PS	I, LIľ SRR	NEAR I INF	(, 20 AR R	V, UL REGU	. I RA II AT(NOR	sΕ,	
22-02	2-03		APPR	OVE	D BY					MON	OLIT	HIC S	SILIC	ON	1 .	00	_,	<i></i> ,			
			JAM	<u>ES R</u>	. ESC	HME	YER														
			SIZE	Ξ	C			DE		DWG	i NO.			\/ ^							
			A			16	236							V62	212	161	4				
			RE	V						PA	GE	1	OF	16							

AMSC N/A DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 20 V, ultralow noise, ultrahigh power supply rejection ratio (PSRR) linear regulator microcircuit, with an operating temperature range of -55°C to +150°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

	<u>V62/21614</u>	- <u>0</u>	<u>1</u>	Ť	Ē.	
	Drawing number	Devic (See	e type C 1.2.1) (\$	ase outline See 1.2.2)	Lead finish (See 1.2.3)	
1.2.1 <u>[</u>	<u>Device type(s)</u> .					
	<u>Device typ</u>	<u>be</u> <u>G</u>	Beneric		Circuit function	
	01	LT	3045-EP		20 V, ultralow noise, ultrahigh PSRR linear regulator	
1.2.2 <u>(</u>	<u>Case outline(s)</u> . The ca	se outline(s) are as spe	ecified herein.			
	Outline letter	Number of pins	JEDEC PUB	95	Package style	
	Х	12	See figure	1	Plastic micro small outline package (MSO	P)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	Material
А	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

IN pin voltage	±22 V	
EN/UV pin voltage	±22 V	
IN to EN/UV differential voltage	±22 V	
PG pin voltage	-0.3 V, 22 V <u>2</u> /	
ILIM pin voltage	-0.3 V, 1 V <u>2</u> /	
PGFB pin voltage	-0.3 V, 22 V <u>2</u> /	
SET pin voltage	-0.3 V, 16 V <u>2</u> /	
SET pin current	±20 mA <u>3</u> /	
OUTS pin voltage	-0.3 V, 16 V <u>2</u> /	
OUTS pin current	±20 mA <u>3</u> /	
OUT pin voltage	-0.3 V, 16 V <u>2</u> /	
OUT to OUTS differential	±1.2 V <u>4</u> /	
IN to OUT differential voltage	±22 V	
IN to OUTS differential voltage	±22 V	
Output short circuit duration	Indefinte	
Junction temperature range (T _J)	-55°C to +150°C	<u>5</u> /
Junction temperature (TJ)	+150°C	
Storage temperature range (TSTG)	-65°C to +150°C	
Lead temperature (soldering, 10 seconds)	+300°C	
Thermal resistance, junction to case (θ JC)	8°C/W	
Thermal resistance, junction to ambient (θ JA)	33°C/W	

1.4 Recommended operating conditions. 6/

Operating free-air temperature range (TA)		-55°C to -	+150°C
---	--	------------	--------

- 3/ SET and OUTS pins are clamped using diodes and two 25 Ω series resistors. For less than 5 ms transients, this clamp circuitry can carry more than the rated current. Refer to device Applications Information for more information.
- 4/ Maximum OUT to OUTS differential is guaranteed by design.
- 5/ The device is tested and specified under pulsed load conditions such that TJ ≈ TA. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.
- 6/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/21614
COLUMBUS, OHIO		REV	PAGE 3

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} Parasitic diodes exist internally between the ILIM, PG, PGFB, SET, OUTS, and OUT pins and the GND pin. Do not drive these pins more than 0.3 V below the GND pin during a fault condition. These pins must remain at a voltage more positive than GND during normal operation.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/21614
COLUMBUS, OHIO		REV	PAGE 4

TABLE I. <u>Electrical performance characteristics</u> . <u>1</u>	rmance characteristics. 1/
---	----------------------------

Test Symbol		Conditions	Temperature, TA	Device type	Lim	Unit	
					Min	Max	
Input voltage range			-55°C to +150°C	01	2	20	V
Minimum IN pin <u>2</u> /		ILOAD = 500 mA, VIN UVLO rising	-55°C to +150°C	01		2	V
voltage					1.78	typical	
		VIN UVLO hysteresis	+25°C		75	i typical	mV
Output voltage reference		VIN > VOUT	-55°C to +150°C	01	0	15	V
SET pin current	ISET	VIN = 2 V, ILOAD = 1 mA,	+25°C	01	99	101	μΑ
		VOUT = 1.3 V			100	typical	
		2 V < VIN < 20 V, 0 V < VOUT < 15 V,	-55°C to +150°C		98	102	
		1 mA < I _{LOAD} < 500 mA <u>3</u> /			100	typical	
Fast start up set pin current		VPGFB = 289 mV, VIN = 2.8 V, VSET = 1.3 V	+25°C	01	2 typical		mA
Output offset voltage (VOUT – VSET) <u>4</u> /	Vos	VIN = 2 V, I _{LOAD} = 1 mA, V _{OUT} = 1.3 V	+25°C	01	-1	1	mV
		2 V < V _{IN} < 20 V, 0 V < V _{OUT} < 15 V, 1 mA < I _{LOAD} < 500 mA <u>3</u> /	-55°C to +150°C		-2	2	
Line regulation	ΔISET	VIN = 2 V to 20 V, ILOAD = 1 mA,	-55°C to +150°C	01		±2	nA/V
		VOUT = 1.3 V			0.5	typical	
	ΔVos	VIN = 2 V to 20 V, ILOAD = 1 mA,				±3	μV/V
		VOUT = 1.3 V <u>4</u> /			0.5	typical	
Load regulation	ΔISET	ILOAD = 1 mA to 500 mA, VIN = 2 V, VOUT = 1.3 V	+25°C	01	3	typical	nA
	ΔVos	ILOAD = 1 mA to 500 mA, VIN = 2 V,	-55°C to +150°C			0.5	mV
		Vout = 1.3 V <u>4</u> /			0.1	typical	
Change in ISET with		V _{SET} = 1.3 V to 15 V, V _{IN} = 20 V,	-55°C to +150°C	01		400	nA
VSET		ILOAD = 1 mA			30	typical	1
Change in VOS with		VSET = 1.3 V to 15 V, VIN = 20 V,	-55°C to +150°C	01		0.6	mV
VSET		ILOAD = 1 mA <u>4</u> /			0.03	typical	
L				1			1

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 5

Test	Symbol	Conditions	Temperature, TA	Device type	Lim	its	Unit
					Min	Max	1
Change in ISET with		VSET = 0 V to 1.3 V, VIN = 20 V,	-55°C to +150°C	01		600	nA
VSET		ILOAD = 1 mA			150	typical	1
Change in VOS with		VSET = 0 V to 1.3 V, VIN = 20 V,	-55°C to +150°C	01		2	mV
VSET		ILOAD = 1 mA <u>4</u> /			0.3	typical]
Dropout voltage		I _{LOAD} = 1 mA, 50 mA	+25°C	01		275	mV
					220	typical]
			-55°C to +150°C			330]
		ILOAD = 300 mA <u>5</u> /	+25°C			280]
					220	typical	-
			-55°C to +150°C			350	
		ILOAD = 500 mA <u>5</u> /	+25°C			350]
					260	typical]
			-55°C to +150°C			450]
GND pin current <u>6</u> /		ILOAD = 10 μA	25°C	01	2.2	typical	mA
VIN = VOUT(NOM)		ILOAD = 1 mA	-55°C to +150°C			4]
					2.4	typical	1
		ILOAD = 50 mA	-55°C to +150°C	-		5.5	1
					3.5	typical	1
		ILOAD = 100 mA	-55°C to +150°C	-		7	1
					4.3	typical	-
		ILOAD = 500 mA	-55°C to +150°C	-		25	-
					15	typical	-

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

DLA LAND AND MARITIME	SIZE CAGE CODE A 16236		DWG NO. V62/21614	
COLUMBUS, OHIO		REV	PAGE 6	

Test	Symbol	Conditions	Temperature, TA	Device type	Lim	Limits	
					Min	Max	
Output noise <u>4</u> / <u>7</u> / spectral density		ILOAD = 500 mA, frequency = 10 Hz, Cout = 10 μF, Cset = 0.47 μF, Vout = 3.3 V	25°C	01	500	typical	nV/√Hz
		ILOAD = 500 mA, frequency = 10 Hz, COUT = 10 μF, CSET = 4.7 μF, 1.3 V ≤ VOUT ≤ 15 V			70	typical	
		ILOAD = 500 mA, frequency = 10 kHz, COUT = 10 μF, CSET = 0.47 μF, 1.3 V ≤ VOUT ≤ 15 V			2	typical	
		ILOAD = 500 mA, frequency = 10 kHz, Co∪T = 10 μF, CSET = 0.47 μF, 0 V ≤ VOUT < 1.3 V			5	typical	
Output RMS <u>4</u> / <u>7</u> / noise		ILOAD = 500 mA, BW = 10 Hz to 100 kHz, COUT = 10 μF, CSET = 0.47 μF, VOUT = 3.3 V	25°C	01	2.5	, typical	μVRMS
		ILOAD = 500 mA, BW = 10 Hz to 100 kHz, COUT = 10 μF, CSET = 4.7 μF, 1.3 V ≤ VOUT ≤ 15 V			0.8	typical	
		ILOAD = 500 mA, BW = 10 Hz to 100 kHz, COUT = 10 μF, CSET = 4.7 μF, 0 V ≤ VOUT < 1.3 V			1.8	typical	
Reference <u>4/ 7/</u> current RMS output noise		BW = 10 Hz to 100 kHz	25°C	01	6	typical	nARMS

TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}$ /

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/21614
COLUMBUS, OHIO		REV	PAGE 7

Test	Symbol	Conditions	Temperature, TA	Device type	Lim	nits	Unit
					Min	Max	-
Ripple rejection $\frac{4}{7}$ 1.3 V \leq V _{OUT} \leq 15 V, VIN – V _{OUT} = 2 V Avg		VRIPPLE = 500 mVP-P, fRIPPLE = 120 Hz, ILOAD = 500 mA, COUT = 10 μF, CSET = 4.7 μF	25°C	01	117	⁷ typical	dB
		VRIPPLE = 150 mVP-P, fRIPPLE = 10 kHz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF			90) typical	
		VRIPPLE = 150 mVp-p, fRIPPLE = 100 kHz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF			77	⁷ typical	
		VRIPPLE = 150 mVP-P, fRIPPLE = 1 MHz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF			76	3 typical	
		VRIPPLE = 80 mVP-P, fRIPPLE = 10 MHz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF			53	3 typical	
Ripple rejection $\frac{4}{7}$ 0 V \leq V _{OUT} \leq 1.3 V, VIN – VOUT = 2 V Avg		VRIPPLE = 500 mVP-P, fRIPPLE = 120 Hz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF	25°C	01	104	typical	dB
		VRIPPLE = 50 mVP-P, fRIPPLE = 10 kHz, ILOAD = 500 mA, COUT = 10 μ F, CSET = 0.47 μ F			85	5 typical	
		VRIPPLE = 50 mVP-P, fRIPPLE = 100 kHz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF			72	2 typical	

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 8

Test	Symbol	Conditions	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Ripple rejection $\frac{4}{7}$ 1.3 V \leq V _{OUT} \leq 15 V, VIN – V _{OUT} = 2 V Avg		VRIPPLE = 50 mVP-P, fRIPPLE = 1 MHz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF	25°C	01	64	typical	dB
		VRIPPLE = 50 mVP-P, fRIPPLE = 10 MHz, ILOAD = 500 mA, COUT = 10 μF, CSET = 0.47 μF	_		54	typical	
EN/UV pin threshold		EN/UV trip point rising (turn on)	-55°C to +150°C	01	1.18	1.32	V
		VIN = 2 V			1.24	typical	
EN/UV pin hysteresis		EN/UV trip point hysteresis, VIN = 2 V	25°C	01	130 typical		mV
EN/UV pin current		VEN/UV = 0 V, VIN = 20 V	-55°C to +150°C	01		±1	μA
		VEN/UV = 1.24 V, VIN = 20 V	25°C		0.03	8 typical	
		VEN/UV = 20 V, VIN = 0 V	-55°C to +150°C			15	
					8	8 typical	
Quiescent current in		VIN = 6 V	25°C	01		1	μA
shutdown					0.3	typical	
(VEN/UV = 0 V)			$T_J \leq \text{+150°C}$			20	
Internal current limit <u>8</u> /		VIN = 2 V, V _{OUT} = 0 V	-55°C to +150°C	01	570	850	mA
					710) typical	
		VIN = 12 V, VOUT = 0 V	25°C	-	700) typical	
		VIN = 20 V, VOUT = 0 V	-55°C to +150°C		230	430	
					330) typical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/21614
COLUMBUS, OHIO		REV	PAGE 9

Test	Symbol	Conditions	Temperature, TA	Device type	Lim	Limits	
					Min	Max	
Programmable current limit		Programming Scale Factor: 2 V < VIN < 20 V <u>9</u> /	25°C	01	150	typical	mA∙kΩ
		VIN = 2 V, VOUT = 0 V, RILIM = 300 Ω	-55°C to +150°C		450	550	mA
					500	typical	
		VIN = 2 V, VOUT = 0 V, RILIM = 1.5 kΩ			90	110	
					100	typical	
Power good feedback		PGFB trip point rising	-55°C to +150°C	01	291	309	mV
(PGFB) trip point					300 typical		-
PGFB hysteresis		PGFB trip point hysteresis	25°C	01	7 typical		mV
PGFB pin current		VIN = 2 V, VPGFB = 300 mV (current flows out of pin)	25°C	01	25 typical		nA
Power good (PG) output		IPG = 100 μA	-55°C to +150°C	01		100	mV
low voltage					30	typical	
PG leakage current		VPG = 20 V	-55°C to +150°C	01		1	μA
Reverse input current		VIN = -20 V, VEN/UV = 0 V, VOUT = 0 V, VSET = 0 V	-55°C to +150°C	01		100	μA
Reverse output current		VIN = 0 V, VOUT = 5 V,	25°C	01		25	μA
		SET = Open			14	typical	
Minimum load <u>10</u> / required		V _{OUT} < 1 V	-55°C to +150°C	01	10		μA
Thermal shutdown		TJ rising		01	165	typical	°C
		Hysteresis			8	typical	

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614	
		REV	PAGE 10	

Test	Symbol	Conditions	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Start up time		VOUT(NOM) = 5 V, ILOAD = 500 mA, CSET = 0.47 µF, VIN = 6 V, VPGFB = 6 V	25°C	01	55	typical	ms
		V _{OUT(NOM)} = 5 V, ILOAD = 500 mA, CSET = 4.7 μF, VIN = 6 V, VPGFB = 6 V			550	typical	
		VOUT(NOM) = 5 V, ILOAD = 500 mA, CSET = 4.7 μ F, VIN = 6 V, RPG1 = 50 k Ω , RPG2 = 700 k Ω (with fast start-up to 90% of VOUT)			10	typical	
Thermal regulation		10 ms pulse	25°C	01	-0.01	typical	%/W

TABLE I. Electrical performance characteristics - Continued. 1/

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ The EN/UV pin threshold must be met to ensure device operation.
- <u>3</u>/ Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current, especially due to the internal current limit foldback which starts to decrease current limit at VIN VOUT > 12 V. If operating at maximum output current, limit the input voltage range. If operating at the maximum input voltage, limit the output current range.
- 4/ OUTS ties directly to OUT.
- 5/ Dropout voltage is the minimum input to output differential voltage needed to maintain regulation at a specified output current. The dropout voltage is measured when output is 1% out of regulation. This definition results in a higher dropout voltage compared to hard dropout, which is measured when VIN = VOUT(NOMINAL). For lower output voltages, below 1.5 V, dropout

voltage is limited by the minimum input voltage specification. Please consult the device typical performance characteristics for curves of dropout voltage as a function of output load current and temperature measured in a typical application circuit.

- 6/ GND pin current is tested with VIN = VOUT(NOMINAL) and a current source load. Therefore, the device is tested while operating in dropout. This is the worst case GND pin current. GND pin current decreases at higher input voltages. Note that GND pin current does not include SET pin or ILIM pin current but, quiescent current does include them.
- <u>7</u>/ Adding a capacitor across the SET pin resistor decreases output voltage noise. Adding this capacitor bypasses the SET pin resistor's thermal noise as well as the reference current's noise. The output noise then equals the error amplifier noise. Use of a SET pin bypass capacitor also increases start-up time.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 11

TABLE I. Electrical performance characteristics - Continued. 1/

- 8/ The internal back up current limit circuitry incorporates fold back protection that decreases current limit for VIN VOUT > 12 V. Some level of output current is provided at all VIN – VOUT differential voltages. Consult the device typical performance characteristics graph for current limit versus VIN – VOUT.
- <u>9</u>/ The current limit programming scale factor is specified while the internal backup current limit is not active. Note that the internal current limit has foldback protection for VIN VOUT differentials greater than 12 V.
- <u>10</u>/ For output voltages less than 1 V, the device requires a 10 µA minimum load current for stability.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 12









FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 13

Symbol	Dimensions			
	Inches		Millimeter	
	Minimum	Maximum	Minimum	Maximum
А		.043		1.10
A1	.002	.006	0.05	0.15
A2	.034 REF		0.86 REF	
A3	.010 GAGE PLANE		0.25 GAGE PLANE	
С	.005	.009	0.127	0.230
D	.155	.163	3.937	4.141
D1	.104 REF		2.65 REF	
D2	.124 REF		3.15 REF	
е	.025 REF		0.65 REF	
e1	.015 REF		0.395 REF	
E	.187	.199	4.748	5.052
E1	.114	.122	2.898	3.102
E2	.067 REF		1.70 REF	
E3	.032 REF		0.81 REF	
L	.015	.027	0.378	0.682
L1	.037 REF		0.95 REF	

NOTE:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 14

Device type		01			
Case outline	Х				
Terminal number	Terminal symbol	Description			
1	IN	Input. This pin supplies power to the regulator.			
2	IN	Input. This pin supplies power to the regulator.			
3	IN	Input. This pin supplies power to the regulator.			
4	EN/UV	Enable/UVLO. Pulling the device's EN/ UV pin low places the part in shutdown. Quiescent current in shutdown drops to less than 1 μ A and the output voltage turns off. Alternatively, the EN/UV pin can set an input supply undervoltage lockout (UVLO) threshold using a resistor divider between IN, EN/UV and GND. The device typically turns on when the EN/UV voltage exceeds 1.24 V on its rising edge, with a 130 mV hysteresis on its falling edge. The EN/UV pin can be driven above the input voltage and maintain proper functionality. If unused, tie EN/UV to IN. Do not float the EN/UV pin			
5	PG	Power good. PG is an open collector flag that indicates output voltage regulation.			
6	ILIM	Current limit programming pin. Connecting a resistor between ILIM and GND programs the current limit.			
7	PGFB	 Power good feedback. The PG pin pulls high if PGFB increases beyond 300 mV on its rising edge, with 7 mV hysteresis on its falling edge. Connecting an external resistor divider between OUT, PGFB and GND sets the programmable power good threshold with the following transfer function: 0.3 V • (1 + RPG2/RPG1). In the device applications information section, PGFB also activates the fast start up circuitry. Tie PGFB to IN if power good and fast start-up functionalities are not 			
		needed, and if reverse input protection is additionally required, tie the anode of a 1N4148 diode to IN and its cathode to PGFB. See the device typical applications section for details.			
		A parasitic substrate diode exists between PGFB and GND pins of the device; do not drive PGFB more than 0.3 V below GND during normal operation or during a fault condition.			
8	SET	SET. This pin is the inverting input of the error amplifier and regulation set point for the device.			
9	GND	Ground.			
10	OUTS	Output sense. This pin is the noninverting input to the error amplifier.			
11	OUT	Output. This pin supplies power to the load.			
12	OUT	Output. This pin supplies power to the load.			
13	EXPOSED PAD	Ground. The exposed backside is an electrical connection to GND.			

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 15

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 <u>ESDS</u>. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Mode of transportation and quantity	Top side marking	Vendor part number
V62/21614-01XE	24355	Tube, 37 units	3045EP	LT3045HMSE#Z-EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: 20 Alpha Road Chelmsford, MA 01824-4123

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/21614
		REV	PAGE 16

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

LT3045EMSE#PBF LT3045EDD#TRPBF LT3045IDD#PBF LT3045HDD#PBF