## CCFL/LCD Contrast Switching Regulators

## feATURES

- Wide Input Voltage Range: 3V to 30V
- Low Quiescent Current
- High Switching Frequency: 200 kHz
- CCFL Switch: 1.25A, LCD Switch: 625 mA
- Grounded or Floating Lamp Configurations
- Open-Lamp Protection
- Positive or Negative Contrast Capability


## APPLICATIONS

- Notebook and Palmtop Computers
- Portable Instruments
- Automotive Displays
- Retail Terminals


## DESCRIPTION

The LT ${ }^{\circledR} 1182 / L T 1183$ are dual current mode switching regulators that provide the control function for Cold Cathode Fluorescent Lighting (CCFL) and Liquid Crystal Display (LCD) Contrast. The LT1184/LT1184F provide only the CCFL function. The ICs include high current, high efficiency switches, an oscillator, a reference, output drive logic, control blocks and protection circuitry. The LT1182 permits positive or negative voltage LCD contrast operation. The LT1183 permits unipolar contrast operation and pins out an internal reference. The LT1182/LT1183 support grounded and floating lamp configurations. The LT1184F supports grounded and floating lamp configurations. The LT1184 supports only grounded lamp configurations. The
$\overline{\mathbf{\Sigma Y}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

90\% Efficient Floating CCFL Configuration with Dual Polarity LCD Contrast


## DESCRIPTION

LT1184/LT1184F pin out the reference for simplified programming of lamp current.
The LT1182/LT1183/LT1184/LT1184F operate with input supply voltages from 3 V to 30 V . The ICs also have a battery supply voltage pin that operates from 4.5 V to 30 V . The LT1182/LT1183 draw 9mA typical quiescent current while the LT1184/LT1184F draw 6mA typical quiescent
current. An active low shutdown pin typically reduces total supply current to $35 \mu \mathrm{~A}$ for standby operation. A 200 kHz switching frequency minimizes the size of required magnetic components. The use of current mode switching techniques with cycle-by-cycle limiting gives high reliability and simple loop frequency compensation. The LT1182/ LT1183/LT1184/LT1184F are all available in 16-pin narrow SO packages.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\text {IN }}$, BAT, Royer, Bulb 30 V
CCFL $V_{S W}$, LCD V VW $^{\text {......................................... } 60 \mathrm{~V}}$
Shutdown $\qquad$ 6 V
I CCFL Input Current
DIO Input Current (Peak, < 100 ms ) ................... 100mA
LT1182: FBP, FBN, LT1183: FB Pin Current......... $\pm 2 \mathrm{~mA}$

LT1183/LT1184/1184F: REF Pin Source Current .... 1mA Junction Temperature (Note 1)......................... $100^{\circ} \mathrm{C}$ Operating Ambient Temperature Range... $.0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ Storage Temperature Range ............... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec )................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION


Consult factory for Industrial and Military grade parts

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{1 N}=5 \mathrm{~V}$, BAT $=$ Royer $=$ Bulb $=12 \mathrm{~V}, \mathrm{I}_{\text {CCFL }}=$ SHUTDOWN $=$ CCFL $V_{S W}=$ Open, DIO $=$ GND, CCFL $V_{C}=0.5 \mathrm{~V}$, (LT1182/LT1183) LCD $V_{C}=0.5 \mathrm{~V}$, LCD $V_{S W}=0 p e n$, (LT1182) FBN = FBP = GND, (LT1183) FB = GND,
(LT1183/LT1184/LT1184F) REF = Open, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{Q}$ | Supply Current | LT1182/LT1183: $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$ <br> LT1184/LT1184F: $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 9 \\ & 6 \end{aligned}$ | $\begin{aligned} & 14 \\ & 9.5 \end{aligned}$ | mA mA |
| $\underline{\text { SHDN }}$ | SHUTDOWN Supply Current | $\overline{\text { SHUTDOWN }}=0 \mathrm{~V}, \mathrm{CCFL} \mathrm{V}_{\mathrm{C}}=$ LCD $\mathrm{V}_{C}=$ Open (Note 2) |  |  | 35 | 70 | $\mu \mathrm{A}$ |
|  | SHUTDOWN Input Bias Current | $\overline{\text { SHUTDOWN }}=0 \mathrm{~V}, \mathrm{CCFL} \mathrm{V}_{\mathrm{C}}=\mathrm{LCD} \mathrm{V}_{\mathrm{C}}=$ Open |  |  | 3 | 6 | $\mu \mathrm{A}$ |
|  | SHUTDOWN Threshold Voltage |  | $\bullet$ | 0.6 | 0.85 | 1.2 | V |
| f | Switching Frequency | Measured at CCFL $V_{S W}$ and $L C D V_{S W}$, $I_{S W}=50 \mathrm{~mA}$, $I_{C C F L}=100 \mu A, C C F L V_{C}=$ Open, (LT1182) FBN $=F B P=$ 1V, (LT1183) FB = 1V, (LT1182/LT1183) LCD V ${ }_{C}=$ Open | $\bullet$ | $\begin{aligned} & 175 \\ & 160 \end{aligned}$ | $\begin{aligned} & \hline 200 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 225 \\ & 240 \\ & \hline \end{aligned}$ | kHz kHz |
| DC(MAX) | Maximum Switch Duty Cycle | Measured at CCFL $V_{\text {SW }}$ and LCD $V_{\text {SW }}$ | $\bullet$ | $\begin{aligned} & 80 \\ & 75 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ |  | \% |
| BV | Switch Breakdown Voltage | Measured at CCFL $V_{\text {SW }}$ and LCD $V_{\text {SW }}$ |  | 60 | 70 |  | V |
|  | Switch Leakage Current | $V_{S W}=12 V$, Measured at CCFL $V_{S W}$ and LCD $V_{S W}$ <br> $V_{S W}=30 \mathrm{~V}$, Measured at CCFL $V_{S W}$ and LCD $V_{S W}$ |  |  |  | $\begin{aligned} & 20 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | ICCFL Summing Voltage | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$, Measured on LT1182/LT1183 | $\bullet$ | $\begin{aligned} & 0.41 \\ & 0.37 \end{aligned}$ | $\begin{aligned} & 0.45 \\ & 0.45 \end{aligned}$ | $\begin{aligned} & 0.49 \\ & 0.54 \end{aligned}$ | V |
|  |  | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$, Measured on LT1184/LT1184F | $\bullet$ | $\begin{aligned} & 0.425 \\ & 0.385 \end{aligned}$ | $\begin{aligned} & 0.465 \\ & 0.465 \end{aligned}$ | $\begin{aligned} & 0.505 \\ & 0.555 \end{aligned}$ | V |
|  | $\Delta_{\text {CCFL }}$ Summing Voltage for $\Delta$ Input Programming Current | $\mathrm{I}_{\text {CCFL }}=0 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$ |  |  | 5 | 15 | mV |
|  | CCFL V ${ }_{\text {C }}$ Offset Sink Current | CCFL $\mathrm{V}_{C}=1.5 \mathrm{~V}$, Positive Current Measured into Pin |  | -5 | 5 | 15 | $\mu \mathrm{A}$ |
|  | $\triangle C C F L V_{C}$ Source Current for $\Delta l_{\text {CCFL }}$ Programming Current | $\begin{aligned} & I_{\text {CCFL }}=25 \mu \mathrm{~A}, 50 \mu \mathrm{~A}, 75 \mu \mathrm{~A}, 100 \mu \mathrm{~A}, \\ & \text { CCFL } \mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V} \end{aligned}$ | $\bullet$ | 4.70 | 4.95 | 5.20 | $\mu \mathrm{A} / \mu \mathrm{A}$ |
|  | CCFL V ${ }_{\text {C }}$ to DIO Current Servo Ratio | DIO $=5 \mathrm{~mA}$ out of Pin, Measure $\mathrm{I}_{\mathrm{VC}}$ at $\mathrm{CCFL} \mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}$ | $\bullet$ | 94 | 99 | 104 | $\mu \mathrm{A} / \mathrm{mA}$ |
|  | CCFL V ${ }_{\text {C }}$ Low Clamp Voltage | $\mathrm{V}_{\text {BAT }}-\mathrm{V}_{\text {BULB }}=$ Bulb Protect Servo Voltage | $\bullet$ |  | 0.1 | 0.3 | V |
|  | CCFL V ${ }_{\text {C }}$ High Clamp Voltage | $I_{\text {CCFL }}=100 \mu \mathrm{~A}$ | $\bullet$ | 1.7 | 2.1 | 2.4 | V |
|  | CCFL V ${ }_{\text {C }}$ Switching Threshold | CCFL V ${ }_{\text {SW }}$ DC $=0 \%$ | $\bullet$ | 0.6 | 0.95 | 1.3 | V |
|  | CCFL High-Side Sense Servo Current | $I_{\text {CCFL }}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{VC}}=0 \mu \mathrm{~A}$ at CCFL $\mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}$ | $\bullet$ | 0.93 | 1.00 | 1.07 | A |
|  | CCFL High-Side Sense Servo Current Line Regulation | $\begin{aligned} & B A T=5 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{CCFL}}=100 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{VC}}=0 \mu \mathrm{~A} \text { at } \mathrm{CCFL} \mathrm{~V}_{\mathrm{C}}=1.5 \mathrm{~V} \end{aligned}$ |  |  | 0.1 | 0.16 | \%/V |
|  | CCFL High-Side Sense Supply Current | Current Measured into BAT and Royer Pins | $\bullet$ | 50 | 100 | 150 | $\mu \mathrm{A}$ |
|  | Bulb Protect Servo Voltage | $\begin{aligned} & I_{\text {CCFL }}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{VC}}=0 \mu \mathrm{~A} \text { at } C C F L V_{C}=1.5 \mathrm{~V}, \\ & \text { Servo Voltage Measured Between BAT and Bulb Pins } \end{aligned}$ | $\bullet$ | 6.5 | 7.0 | 7.5 | V |
|  | Bulb Input Bias Current | $\mathrm{I}_{\text {CCFL }}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{VC}}=0 \mu \mathrm{~A}$ at CCFL $\mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}$ |  |  | 5 | 9 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIM1 }}$ | CCFL Switch Current Limit | $\begin{aligned} & \text { Duty Cycle }=50 \% \\ & \text { Duty Cycle }=75 \% \text { (Note 3) } \end{aligned}$ | $\bullet$ | $\begin{gathered} 1.25 \\ 0.9 \end{gathered}$ | $\begin{aligned} & 1.9 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.6 \end{aligned}$ | A |
| $\mathrm{V}_{\text {SAT1 }}$ | CCFL Switch On-Resistance | CCFL ISW = 1A | $\bullet$ |  | 0.6 | 1.0 | $\Omega$ |
| $\frac{\Delta \mathrm{I}_{Q}}{\Delta \mathrm{I}_{\mathrm{S}} 1}$ | Supply Current Increase During CCFL Switch On-Time | CCFL $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  | 20 | 30 | mA/A |
| $V_{\text {REF }}$ | Reference Voltage | Measured at REF (Pin 11) on LT1183/LT1184/LT1184F | $\bullet$ | $\begin{aligned} & 1.224 \\ & 1.214 \end{aligned}$ | $\begin{aligned} & 1.244 \\ & 1.244 \end{aligned}$ | $\begin{aligned} & 1.264 \\ & 1.274 \end{aligned}$ | V |
|  | Reference Output Impedance | Measured at REF (Pin 11) on LT1183 <br> Measured at REF (Pin 11) on LT1184/LT1184F | $\bullet$ | $\begin{gathered} 20 \\ 5 \end{gathered}$ | $\begin{aligned} & 45 \\ & 15 \end{aligned}$ | $\begin{aligned} & 70 \\ & 30 \end{aligned}$ | $\Omega$ $\Omega$ |

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{I N}=5 \mathrm{~V}$, BAT $=$ Royer $=$ Bulb $=12 \mathrm{~V}$, I $\mathrm{ICCFL}=\overline{\text { SHUTDOWN }}=$ CCFL $\mathrm{V}_{\text {SW }}=$ Open, DIO $=$ GND, CCFL $\mathrm{V}_{\mathrm{C}}=0.5 \mathrm{~V}$,
(LT1182/LT1183) LCD $V_{C}=0.5 V$, LCD $V_{S W}=0 p e n$, (LT1182) FBN $=$ FBP $=$ GND, (LT1183) FB $=$ GND,
(LT1183/LT1184/LT1184F) REF = Open, unless otherwise specified.


The - denotes specifications which apply over the specified operating temperature range.
Note 1: $T_{J}$ is calculated from the ambient temperature $T_{A}$ and power dissipation $P_{D}$ according to the following formula:
LT1182CS/LT1183CS/LT1184CS/LT1184FCS: $T_{J}=T_{A}+\left(P_{D} \times 100^{\circ} \mathrm{C} / \mathrm{W}\right)$

Note 2: Does not include switch leakage.
Note 3: For duty cycles (DC) between $50 \%$ and $75 \%$, minimum guaranteed switch current is given by $\mathrm{I}_{\mathrm{LIM}}=1.4(1.393-\mathrm{DC})$ for the CCFL regulator and $\mathrm{I}_{\text {LIM }}=0.7(1.393-D C)$ for the LCD contrast regulator due to internal slope compensation circuitry.

## TYPICAL PERFORMAOCG CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS


$\triangle$ CCFL $V_{C}$ Source Current for $\Delta{ }^{\text {CCFL }}$ Programming Current vs Temperature


CCFL $V_{C}$ to DIO Current Servo Ratio vs Temperature


ICcFL Summing Voltage
Load Regulation


Positive DIO Voltage
vs Temperature


CCFL $V_{C}$ Low Clamp Voltage vs Temperature


CCFL $V_{C}$ Offset Sink Current vs Temperature


Negative DIO Voltage vs Temperature


CCFL V ${ }_{\text {C }}$ High Clamp Voltage vs Temperature


## TYPICAL PERFORMAOCG CHARACTERISTICS



## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## PIn functions

## LT1182/LT1183/LT1184/LT1184F

CCFL PGND (Pin 1): This pin is the emitter of an internal NPN power switch. CCFL switch current flows through this pin and permits internal, switch-current sensing. The regulators provide a separate analog ground and power ground(s) to isolate high current ground paths from low current signal paths. Linear Technology recommends the use of star-ground layout techniques.
$I_{\text {CCFL }}$ (Pin 2): This pin is the input to the CCFL lamp current programming circuit. This pin internally regulates to 450 mV (LT1182/LT1183) or 465mV (LT1184/LT1184F). The pin accepts a DC input current signal of $0 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$ full scale. This input signal is converted to a $0 \mu \mathrm{~A}$ to $500 \mu \mathrm{~A}$ source current at the CCFL $V_{C}$ pin. By shunt regulating the $I_{\text {CCFL }}$ pin, the input programming current can be set with DAC, PWM or potentiometer control. As input programming current increases, the regulated lamp current increases. For a typical 6 mA lamp, the range of input programming current is about $0 \mu \mathrm{~A}$ to $50 \mu \mathrm{~A}$.
DIO (Pin 3): This pin is the common connection between the cathode and anode of two internal diodes. The remaining terminals of the two diodes connect to ground. In a grounded lamp configuration, DIO connects to the low voltage side of the lamp. Bidirectional lamp current flows in the DIO pin and thus the diodes conduct alternately on half cycles. Lamp current is controlled by monitoring onehalf of the average lamp current. The diode conducting on negative half cycles has one-tenth of its current diverted to the CCFL $V_{C}$ pin. This current nulls against the source current provided by the lamp-current programmer circuit. A single capacitor on the CCFL $V_{C}$ pin provides both stable loop compensation and an averaging function to the half-wave-rectified sinusoidal lamp current. Therefore, input programming current relates to one-half of average lamp current. This scheme reduces the number of loop compensation components and permits faster loop transient response in comparison to previously published circuits. If a floating-lamp configuration is used, ground the DIO pin.

CCFL $\mathbf{V}_{\mathbf{C}}$ (Pin 4): This pin is the output of the lamp current programmer circuit and the input of the current compara-
tor for the CCFL regulator. Its uses include frequency compensation, lamp-current averaging for grounded lamp circuits, and current limiting. The voltage on the CCFL $V_{C}$ pin determines the current trip level for switch turnoff. During normal operation this pin sits at a voltage between 0.95 V (zero switch current) and 2.0 V (maximum switch current) with respect to analog ground (AGND). This pin has a high impedance output and permits external voltage clamping to adjust current limit. A single capacitor to ground provides stable loop compensation. This simplified loop compensation method permits the CCFL regulator to exhibit single-pole transient response behavior and virtually eliminates transformer output overshoot.
AGND (Pin 5): This pin is the low current analog ground. It is the negative sense terminal for the internal 1.24 V reference and the $\mathrm{I}_{\mathrm{CCFL}}$ summing voltage in the LT1182/ LT1183/LT1184/LT1184F. It is also a sense terminal for the LCD dual input error amplifier in the LT1182/LT1183. Connect external feedback divider networks that terminate to ground and frequency compensation components that terminate to ground directly to this pin for best regulation and performance.

SHUTDOWN (Pin 6): Pulling this pin low causes complete regulator shutdown with quiescent current typically reduced to $35 \mu \mathrm{~A}$. The nominal threshold voltage for this pin is 0.85 V . If the pin is not used, it can float high or be pulled to a logic high level (maximum of 6V). Carefully evaluate active operation when allowing the pin to float high. Capacitive coupling into the pin from switching transients could cause erratic operation.

CCFL $V_{S W}$ (Pin 16): This pin is the collector of the internal NPN power switch for the CCFL regulator. The power switch provides a minimum of 1.25 A . Maximum switch current is a function of duty cycle as internal slope compensation ensures stability with duty cycles greater than $50 \%$. Using a driver loop to automatically adapt base drive current to the minimum required to keep the switch in a quasi-saturation state yields fast switching times and high efficiency operation. The ratio of switch current to driver current is about 50:1.

## PIn functions

Bulb (Pin 15): This pin connects to the low side of a 7 V threshold comparator between the BAT and Bulb pins. This circuit sets the maximum voltage level across the primary side of the Royer converter under all operating conditions and limits the maximum secondary output under start-up conditions or open lamp conditions. This eases transformer voltage rating requirements. Set the voltage limitto insure lamp start-up with worst-case, lamp start voltages and cold-temperature system operating conditions. The Bulb pin connects to the junction of an external divider network. The divider network connects from the center tap of the Royer transformer or the actual battery supply voltage to the top side of the current source "tail inductor". A capacitor across the top of the divider network filters switching ripple and sets a time constant that determines how quickly the clamp activates. When the comparator activates, sink current is generated to pull the CCFL $V_{C}$ pin down. This action transfers the entire regulator loop from current mode operation into voltage mode operation.
BAT (Pin 14): This pin connects to the battery or battery charger voltage from which the CCFL Royer converter and LCD contrast converter operate. This voltage is typically higher than the $\mathrm{V}_{\text {IN }}$ supply voltage but can be equal or less than $\mathrm{V}_{\text {IN }}$. However, the BAT voltage must be at least 2.1 V greater than the internal 2.4 V regulator or 4.5 V minimum up to 30 V maximum. This pin provides biasing for the lamp current programming block, is used with the Royer pin for floating lamp configurations, and connects to one input for the open lamp protection circuitry. For floating lamp configurations, this pin is the noninverting terminal of a high-side current sense amplifier. The typical quiescent current is $50 \mu \mathrm{~A}$ into the pin. The BAT and Royer pins monitor the primary side Royer converter current through an internal $0.1 \Omega$ top side current sense resistor. A OA to 1 A primary side, center tap converter current is translated to an input signal range of 0 mV to 100 mV for the current sense amplifier. This input range translates to a $0 \mu \mathrm{~A}$ to $500 \mu A$ sink current at the CCFL $V_{C}$ pin that nulls against the source current provided by the programmer circuit. The BAT pin also connects to the top side of an internal clamp between the BAT and Bulb pins.

Royer (Pin 13): This pin connects to the center-tapped primary of the Royer converter and is used with the BAT pin in a floating lamp configuration where lamp current is controlled by sensing Royer primary side converter current. This pin is the inverting terminal of a high-side current sense amplifier. The typical quiescent current is $50 \mu \mathrm{~A}$ into the pin. If the CCFL regulator is not used in a floating lamp configuration, tie the Royer and BAT pins together. This pin is only available on the LT1182/LT1183/ LT1184F.
$\mathbf{V}_{\text {IN }}$ (Pin 12): This pin is the supply pin for the LT1182/ LT1183/LT1184/LT1184F. The ICs accept an input voltage range of 3 V minimum to 30 V maximum with little change in quiescent current (zero switch current). An internal, low dropout regulator provides a 2.4 V supply for most of the internal circuitry. Supply current increases as switch current increases at a rate approximately $1 / 50$ of switch current. This corresponds to a forced Beta of 50 for each switch. The ICs incorporate undervoltage lockout by sensing regulator dropout and lockout switching for input voltages below 2.5 V . Hysteresis is not used to maximize the useful range of input voltage. The typical input voltage is a 3.3 V or 5 V logic supply.

## LT1182/LT1183

LCD $V_{C}$ (Pin 7): This pin is the output of the LCD contrast error amplifier and the input of the current comparator for the LCD contrast regulator. Its uses include frequency compensation and current limiting. The voltage on the LCD $V_{C}$ pin determines the current trip level for switch turnoff. During normal operation, this pin sits at a voltage between 0.95 V (zero switch current) and 2.0 V (maximum switch current). The LCD $V_{C}$ pin has a high impedance output and permits external voltage clamping to adjust current limit. A series R/C network to ground provides stable loop compensation.
LCD PGND (Pin 8): This pin is the emitter of an internal NPN power switch. LCD contrast switch current flows through this pin and permits internal, switch-current sensing. The regulators provide a separate analog ground and power ground(s) to isolate high current ground paths from low current signal paths. Linear Technology recommends star-ground layout techniques.

## PIn fUnCTIOnS

LCD V ${ }_{\text {SW }}$ (Pin 9): This pin is the collector of the internal NPN power switch for the LCD contrast regulator. The power switch provides a minimum of 625 mA . Maximum switch current is a function of duty cycle as internal slope compensation ensures stability with duty cycles greater than $50 \%$. Using a driver loop to automatically adapt base drive current to the minimum required to keep the switch in a quasi-saturation state yields fast switching times and high efficiency operation. The ratio of switch current to driver current is about 50:1.

## LT1182

FBN (Pin 10): This pin is the noninverting terminal for the negative contrast control error amplifier. The inverting terminal is offset from ground by -12 mV and defines the error amplifier output state under start-up conditions. The FBN pin acts as a summing junction for a resistor divider network. Input bias current for this pin is typically $1 \mu \mathrm{~A}$ flowing out of the pin. If this pin is not used, force FBN to greater than 0.5 V to deactivate the negative contrast control input stage. The proximity of FBN to the LCD $V_{S W}$ pin makes it sensitive to ringing on the switch pin. A small capacitor $(0.01 \mu \mathrm{~F})$ from FBN to ground filters switching ripple.
FBP (Pin 11): This pin is the inverting terminal for the positive contrast control error amplifier. The noninverting terminal is tied to an internal 1.244 V reference. Input bias current for this pin is typically $0.5 \mu \mathrm{~A}$ fowing into the pin. If this pin is not used, ground FBP to deactivate the positive contrast control input stage. The proximity of FBP to the LCD V $\mathrm{V}_{\mathrm{SW}}$ pin makes it sensitive to ringing on the switch pin. A small capacitor $(0.01 \mu \mathrm{~F})$ from FBP to ground filters switching ripple.

## LT1183

FB (Pin 10): This pin is the common connection between the noninverting terminal for the negative contrast error
amplifier and the inverting terminal for the positive-contrasterror amplifier. In comparison to the LT1182, the FBN and the FBP pins tie together and come out as one pin. This scheme permits one polarity of contrast to be regulated. The proximity of FB to the $\mathrm{LCD} \mathrm{V}_{\text {SW }}$ pin makes it sensitive to ringing on the switch pin. A small capacitor ( $0.01 \mu \mathrm{~F}$ ) from FB to ground filters switching ripple.
The FB pin requires attention to start-up conditions when generating negative contrast voltages. The pin has two stable operating points; regulating to 1.244 V for positive contrast voltages or regulating to -12 mV for negative contrast voltages. Under start-up conditions, the FB pin heads to a positive voltage. If negative contrast voltages are generated, tie a diode from the FB pin to ground. This ensures that the FB pin will clamp before reaching the positive reference voltage. Switching action then pulls the FB pin back to its normal servo voltage.

## LT1183/LT1184/LT1184F

REF (Pin11): This pin brings out the 1.244 V reference. Its functions include the programming of negative contrast voltages with an external resistor divider network (LT1183 only) and the programming of lamp current for the $I_{\text {CCFL }}$ pin. LTC does not recommend using the REF pin for both functions at once. The REF pin has a typical output impedance of $45 \Omega$ on the LT1183 and a typical output impedance of $15 \Omega$ on the LT1184/LT1184F. Reference load current should be limited to a few hundred microamperes, otherwise reference regulation will be degraded. REF is used to generate the maximum programming current for the $I_{\text {CCFL }}$ pin by placing a resistor between the pins. PWM or DAC control subtracts from the maximum programming current. Asmall decoupling capacitor (0.1uF) is recommended to filter switching transients.

## BLOCK DIAGRAM

## LT1182/LT1183 CCFL/LCD Contrast Regulator Top Level Block Diagram



LT1183: FBP AND FBN ARE TIED TOGETHER TO CREATE FB
AT PIN 10. THE REFERENCE IS BROUGHT OUT TO PIN 11.

## BLOCK DIAGRAM

## LT1184/LT1184F CCFL Regulator Top Level Block Diagram



LT1184/LT1184F: REFERENCE IS BROUGHT OUT TO PIN 1.
PINS 7, 8, 9, 10 ARE NO CONNECT.

## APPLICATIONS INFORMATION

## Introduction

Current generation portable computers and instruments use backlit Liquid Crystal Displays (LCDs). These displays also appear in applications extending to medical equipment, automobiles, gas pumps, and retail terminals. Cold Cathode Fluorescent Lamps (CCFLs) provide the highest available efficiency in backlighting the display. Providing the most light out for the least amount of input power is the most important goal. These lamps require high voltage AC to operate, mandating an efficient high voltage DC/AC
converter. The lamps operate from DC , but migration effects damage the lamp and shorten its lifetime. Lamp drive should contain zero DC component. In addition to good efficiency, the converter should deliver the lamp drive in the form of a sine wave. This minimizes EMI and RF emissions. Such emissions can interfere with other devices and can also degrade overall operating efficiency. Sinusoidal CCFL drive maximizes current-to-light conversion in the lamp. The circuit should also permit lamp intensity control from zero to full brightness with no hysteresis or "pop-on".

## APPLICATIONS INFORMATION

Manufacturers offer a wide array of monochrome and color displays. LCD display types include passive matrix and active matrix. These displays differ in operating voltage polarity (positive and negative contrast voltage displays), operating voltage range, contrast adjust range, and power consumption. LCD contrast supplies must regulate, provide output adjustment over a significant range, operate over a wide input voltage range, and provide load currents from milliamps to tens of milliamps.

The small size and battery-powered operation associated with LCD equipped apparatus dictate low component count and high efficiency for these circuits. Size constraints place severe limitations on circuit architecture and long battery life is a priority. Laptop and handheld portable computers offer an excellent example. The CCFL and its power supply are responsible for almost $50 \%$ of the battery drain. Displays found in newer color machines can have a contrast power supply battery drain as high as 20\%.

Additionally, all components including PC board and hardware, usually must fit within the LCD enclosure with a height restriction of 5 mm to 10 mm .
The CCFL switching regulator in the LT1182/LT1183/ LT1184/LT1184F typically drives an inductor that acts as a switched mode current source for a current driven Royer class converter with efficiencies as high as $90 \%$. The control loop forces the regulator to pulse-width modulate the inductor's average current to maintain constant current in the lamp. The constant current's value, and thus lamp intensity is programmable. This drive technique provides a wide range of intensity control. A unique lamp current programming block permits either groundedlamp or floating-lamp configurations. Grounded-lamp circuits directly control one-half of actual lamp current. Floating-lamp circuits directly control the Royer's primary side converter current. Floating-lamp circuits provide differential drive to the lamp and reduce the loss from stray lamp-to-frame capacitance, extending illumination range.
The LCD contrast switching regulator in the LT1182/ LT1183 is typically configured as a flyback converter and generates a bias supply for contrast control. Other topology choices for generating the bias supply include a boost converter or a boost/charge pump converter. The supply's variable output permits adjustment of contrast for the
majority of available displays. Some newer types of displays require a fairly constant supply voltage and provide contrast adjustment through a digital control pin. A unique, dual polarity, error amplifier and the selection of a flyback converter topology allow either positive or negative LCD contrast voltages to be generated with minor circuit changes. The difference between the LT1182 and LT1183 is found in the pinout for the inputs of the LCD contrast error amplifier. The LT1182 brings out the error amplifier inputs individually for setting up positive and negative polarity contrast capability. This feature allows an output connector to determine the choice of contrast operating polarity by a ground connection. The LT1183 ties the error amplifier inputs together and brings out an internal reference. The reference may be used in generating negative contrast voltages or in programming lamp current.

## Block Diagram Operation

The LT1182/LT1183/LT1184/LT1184Farefixed frequency, current mode switching regulators. Fixed frequency, current mode switchers control switch duty cycle directly by switch current rather than by output voltage. Referring to the block diagram for the LT1182/LT1183, the switch for each regulatorturns ON at the start of each oscillator cycle. The switches turn OFF when switch current reaches a predetermined level. The operation of the CCFL regulator in the LT1184/LT1184F is identical to that in the LT1182/ LT1183. The control of output lamp current is obtained by using the output of a unique programming block to set current trip level. The contrast voltage is controlled by the output of a dual-input-stage error amplifier, which sets current trip level. The current mode switching technique has several advantages. First, it provides excellent rejection of input voltage variations. Second, it reduces the $90^{\circ}$ phase shift at mid-frequencies in the energy storage inductor. This simplifies closed-loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short-circuit conditions.

The LT1182/LT1183/LT1184/LT1184F incorporate a low dropout internal regulator that provides a 2.4 V supply for most of the internal circuitry. This low dropout design allows input voltage to vary from 3 V to 30 V with little

## APPLICATIONS InFORMATION

change in quiescent current. An active low shutdown pin typically reduces total supply current to $35 \mu \mathrm{~A}$ by shutting off the 2.4 V regulator and locking out switching action for standby operation. The ICs incorporate undervoltage lockout by sensing regulator dropout and locking out switching below about 2.5 V . The regulators also provide thermal shutdown protection that locks out switching in the presence of excessive junction temperatures.
A 200kHz oscillator is the basic clock for all internal timing. The oscillator turns on an output via its own logic and driver circuitry. Adaptive anti-sat circuitry detects the onset of saturation in a power switch and adjusts base drive current instantaneously to limit switch saturation. This minimizes driver dissipation and provides rapid turnoff of the switch. The CCFL power switch is guaranteed to provide a minimum of 1.25A in the LT1182/LT1183/ LT1184/LT1184F and the LCD power switch is guaranteed to provide a minimum of 0.625A in the LT1182/LT1183. The anti-sat circuitry provides a ratio of switch current to driver current of about 50:1.

## Simplified Lamp Current Programming

A programming block in the LT1182/LT1183/LT1184/ LT1184Fcontrols lamp current, permitting either groundedlamp or floating-lamp configurations. Grounded configurations control lamp current by directly controlling onehalf of actual lamp current and converting it to a feedback signal to close a control loop. Floating configurations control lamp current by directly controlling the Royer's primary side converter current and generating a feedback signal to close a control loop.

Previous backlighting solutions have used a traditional error amplifier in the control loop to regulate lamp current. This approach converted an RMS current into a DC voltage for the input of the error amplifier. This approach used several time constants in order to provide stable loop frequency compensation. This compensation scheme meant that the loop had to be fairly slow and that output overshoot with startup or overload conditions had to be carefully evaluated in terms of transformer stress and breakdown voltage requirements.

The LT1182/LT1183/LT1184/LT1184F eliminate the error amplifier concept entirely and replace it with a lamp
current programming block. This block provides an easy-to-use interface to program lamp current. The programmer circuit also reduces the number of time constants in the control loop by combining the error signal conversion scheme and frequency compensation into a single capacitor. The control loop thus exhibits the response of a single pole system, allows for faster loop transient response and virtually eliminates overshoot under startup or overload conditions.

Lamp current is programmed at the input of the programmer block, the $\mathrm{I}_{\text {CCFL }}$ pin. This pin is the input of a shunt regulator and accepts a DC input current signal of $0 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$. This input signal is converted to a $0 \mu \mathrm{~A}$ to 500 uA source current at the CCFL $V_{C}$ pin. The programmer circuit is simply a current-to-current converter with a gain of five. By regulating the $I_{\text {CCFL }}$ pin, the input programming current can be set with DAC, PWM or potentiometer control. The typical input current programming range for 0 mA to 6 mA lamp current is $0 \mu \mathrm{~A}$ to $50 \mu \mathrm{~A}$.

The I ${ }_{\text {CCFL }}$ pin is sensitive to capacitive loading and will oscillate with capacitance greater than 10pF. For example, loading the ICCFL pin with a $1 \times$ or $10 \times$ scope probe causes oscillation and erratic CCFL regulator operation because of the probe's respective input capacitance. A current meter in series with the I CCFL pin will also produce oscillation due to its shunt capacitance. Use a decoupling resistor of several kilo-ohms between the ICCFL pin and the control circuitry if excessive stray capacitance exists. This is basically free with potentiometer or PWM control as these control schemes use resistors. A current output DAC should use an isolating resistor as the DAC can have significant output capacitance that changes as a function of input code.

## Grounded-Lamp Configuration

In a grounded-lamp configuration, the low voltage side of the lamp connects directly to the LT1182/LT1183/LT1184/ LT1184F DIO pin. This pin is the common connection between the cathode and anode of two internal diodes. In previous grounded-lamp solutions, these diodes were discrete units and are now integrated onto the IC, saving cost and board space. Bi-directional lamp current flows in the DIO pin and thus, the diodes conduct alternately on half

## APPLICATIONS INFORMATION

cycles. Lamp current is controlled by monitoring one-half of the average lamp current. The diode conducting on negative half cycles has one-tenth of its current diverted to the CCFL pin and nulls against the source current provided by the lamp current programmer circuit. The compensation capacitor on the CCFL $V_{c}$ pin provides stable loop compensation and an averaging function to the rectified sinusoidal lamp current. Therefore, input programming current relates to one-half of average lamp current.

The transfer function between lamp current and input programming current must be empirically determined and is dependent on the particular lamp/display housing combination used. The lamp and display housing are a distributed loss structure due to parasitic lamp-to-frame capacitance. This means that the current flowing at the high voltage side of the lamp is higher than what is flowing at the DIO pin side of the lamp. The input programming current is set to control lamp current at the high voltage side of the lamp, even though the feedback signal is the lamp current at the bottom of the lamp. This insures that the lamp is not overdriven which can degrade the lamp's operating lifetime.

## Floating-Lamp Configuration

In a floating-lamp configuration, the lamp is fully floating with no galvanic connection to ground. This allows the transformer to provide symmetric, differential drive to the lamp. Balanced drive eliminates the field imbalance associated with parasitic lamp-to-frame capacitance and reduces "thermometering" (uneven lamp intensity along the lamp length) at low lamp currents.
Carefully evaluate display designs in relation to the physical layout of the lamp, it leads and the construction of the display housing. Parasitic capacitance from any high voltage point to DC or AC ground creates paths for unwanted current flow. This parasitic current flow degrades electrical efficiency and losses up to $25 \%$ have been observed in practice. As an example, at a Royer operating frequency of $60 \mathrm{kHz}, 1 \mathrm{pF}$ of stray capacitance represents an impedance of $2.65 \mathrm{M} \Omega$. With an operating lamp voltage of 400 V and an operating lamp current of 6 mA , the parasitic current is $150 \mu \mathrm{~A}$. The efficiency loss is $2.5 \%$. Layout techniques that increase parasitic capaci-
tance include long high voltage lamp leads, reflective metal foil around the lamp, and displays supplied in metal enclosures. Losses for a good display are under 5\% whereas losses for a bad display range from $5 \%$ to $25 \%$. Lossy displays are the primary reason to use a floatinglamp configuration. Providing symmetric, differential drive to the lamp reduces the total parasitic loss by one-half.

Maintaining closed-loop control of lamp current in a floating lamp configuration now necessitates deriving a feedback signal from the primary side of the Royer transformer. Previous solutions have used an external precision shunt and high side sense amplifier configuration. This approach has been integrated onto the LT1182/ LT1183/LT1184F for simplicity of design and ease of use. An internal 0.1 W resistor monitors the Royer converter current and connects between the input terminals of a high-side sense amplifier. A OA to 1A Royer primary side, center tap current is translated to a $0 \mu \mathrm{~A}$ to 500 uA sink current at the CCFL $V_{C}$ pin to null against the source current provided by the lamp current programmer circuit. The compensation capacitor on the CCFL $V_{C}$ pin provides stable loop compensation and an averaging function to the error sink current. Therefore, input programming current is related to average Royer converter current. Floatinglamp circuits operate similarly to grounded-lamp circuits, except for the derivation of the feedback signal.

The transfer function between primary side converter current and input programming current must be empirically determined and is dependent upon a myriad of factors including lamp characteristics, display construction, transformer turns ratio, and the tuning of the Royer oscillator. Once again, lamp current will be slightly higher at one end of the lamp and input programming current should be set for this higher level to insure that the lamp is not overdriven.

The internal $0.1 \Omega$ high-side sense resistor on the LT1182/ LT1183/LT1184F is rated for a maximum DC current of 1 A. However, this resistor can be damaged by extremely high surge currents at start-up. The Royer converter typically uses a few microfarads of bypass capacitance at the center tap of the transformer. This capacitor charges up when the system is first powered by the battery pack or an AC wall adapter. The amount of current delivered at start-up can be

## APPLICATIONS InFORMATION

very large if the total impedance in this path is small and the voltage source has high current capability. Linear Technology recommends the use of an aluminum electrolytic for the transformer center tap bypass capacitor with an ESR greater than or equal to $0.5 \Omega$. This lowers the peak surge currents to an acceptable level. In general, the wire and trace inductance in this path also help reduce the di/ dt of the surge current. This issue only exists with floating lamp circuits as grounded-lamp circuits do not make use of the high-side sense resistor.

## Optimizing Optical Efficiency vs Electrical Efficiency

Evaluating the performance of an LCD backlight requires the measurement of both electrical and photometric efficiencies. The best optical efficiency operating point does not necessarily correspond to the best electrical efficiency. However, these two operating points are generally close. The desired goal is to maximize the amount of light out for the least amount of input power. It is possible to construct backlight circuits that operate with over 90\% electrical efficiency, but produce significantly less light output than circuits that operate at $80 \%$ electrical efficiency.

The best electrical efficiency typically occur's just as the CCFL's transformer drive waveforms begin to exhibit artifacts of higher order harmonics reflected back from the Royer transformer secondary. Maximizing electrical efficiency equates to smaller values for the Royer primary side, resonating capacitor and larger values for the Royer secondary side ballast capacitor. The best optical efficiency occurs with nearly ideal sinusoidal drive to the lamp. Maximizing optical efficiency equates to larger values for the Royer primary side resonating capacitor and smaller values forthe Royer secondary side ballast capacitor. The preferred operating point for the CCFL converter is somewhere in between the best electrical efficiency and the best optical efficiency. This operating point maximizes photometric output per watt of input power.

Making accurate and repeatable measurements of electrical and optical efficiency is difficult under the best circumstances. Requirements include high voltage measurements and equipment specified for this operation, special-
ized calibrated voltage and current probes, wideband RMS voltmeters, a photometer, and a calorimeter (for the backlight enthusiast). Linear Technology's Application Note 55 and Design Note 101 contain detailed information regarding equipment needs.

## Input Supply Voltage Operating Range

The backlight/LCD contrast control circuits must operate over a wide range of input supply voltage and provide excellent line regulation for the lamp current and the contrast output voltage. This range includes the normal range of the battery pack itself as well as the AC wall adapter voltage, which is normally much higher than the maximum battery voltage. A typical input supply is 7 V to 28 V ; a 4 to 1 supply range.

Operation of the CCFL control circuitry from the AC wall adapter generates the worst-case stress for the CCFL transformer. Evaluations of loop compensation for overshoot on startup transients and overload conditions are essential to avoid destructive arcing, overheating, and transformerfailure. Open-lamp conditions force the Royer converter to operate open-loop. Component stress is again worst-case with maximum input voltage conditions. The LT1182/LT1183/LT1184/LT1184F open-lamp protection clamps the maximum transformer secondary voltage to safe levels and transfers the regulator loop from current mode operation into voltage mode operation. Other fault conditions include board shorts and component failures. These fault conditions can increase primary side currents to very high levels, especially at maximum input voltage conditions. Solutions to these fault conditions include electrical and thermal fuses in the supply voltage trace.

Improvements in battery technology are increasing battery lifetimes and decreasing battery voltages required by the portable systems. However, operation at reduced battery voltages requires higher, turns-ratio transformers for the CCFL to generate equivalent output drive capability. The penalty incurred with high ratio transformers is higher, circulating currents acting on the same primary side components. Loss terms increase and electrical efficiency often decreases.

## APPLICATIONS INFORMATION

Size Constraints

Tighter length, width, and height constraints for CCFL and LCD contrast control circuitry are the result of LCD display enclosure sizes remaining fairly constant while display screen sizes have increased. Space requirements for connector hardware include the input power supply and control signal connector, the lamp connector, and the contrast output voltage connector.
Even though size requirements are shrinking, the high voltage AC required to drive the lamp has not decreased. In some cases, the use of longer bulbs for color, portable equipment has increased the high voltage requirement. Accommodating the high voltage on the circuit board dictates certain layout spacings and routings, involves providing creepages and clearances in the transformer design, and most importantly, involves routing a hole underneath the CCFL transformer. Routing this hole minimizes high voltage leakage paths and prevents moisture buildup that can result in destructive arcing. In addition to high voltage layout techniques, use appropriate layout techniques for isolating high current paths from lowcurrent signal paths.

This leaves the remaining space for control circuitry at a premium. Minimum component count is required and minimum size for the components used is required. This squeeze on component size is often in direct conflict with the goals of maximizing battery life and efficiency. Compromise is often the only remaining choice.

## LCD Contrast Circuits

The LCD contrast switching regulator on the LT1182/ LT1183 operates in many standard switching configurations and is used as a classic DC/DC converter. The dual-input-stage error amplifier easily regulates either positive or negative contrast voltages. Topology choices for the converter include single inductor and transformer-based solutions. The switching regulator operates equally well either in continuous mode or discontinuous mode. Efficiencies for LCD contrast circuits range from $75 \%$ to $85 \%$ and depend on the total power drain of the particular display. Adjustment control of the LCD contrast voltage is provided by either potentiometer, PWM, or DAC control.

## Applications Support

Linear Technology invests an enormous amount of time, resources, and technical expertise in understanding, designing and evaluating backlight/LCD contrast solutions for system designers. The design of an efficient and compact LCD backlight system is a study of compromise in a transduced electronic system. Every aspect of the design is interrelated and any design change requires complete re-evaluation for all other critical design parameters. Linear Technology has engineered one of the most complete test and evaluation setups for backlight designs and understands the issues and tradeoffs in achieving a compact, effficient and economical customer solution. Linear Technology welcomes the opportunity to discuss, design, evaluate, and optimize any backlight/LCD contrast system with a customer. For further information on backlight/LCD contrast designs, consult the references listed below.

## References

1. Williams, Jim. August 1992. Illumination Circuitry for Liquid Crystal Displays. Linear Technology Corporation, Application Note 49.
2. Williams, Jim. August 1993. Techniques for 92\% Efficient LCD Illumination. Linear Technology Corporation, Application Note 55.
3. Bonte, Anthony. March 1995. LT1182 Floating CCFL with Dual Polarity Contrast. Linear Technology Corporation, Design Note 99.
4. Williams, Jim. April 1995. A Precision Wideband Current Probe for LCD Backlight Meaasurement. Linear Technology Corporation, Design Note 101.

## LT1182/LT1183/LT1 184/LT1 184F

## TYPICAL APPLICATIONS

$\mathbf{9 0 \%}$ Efficient Grounded CCFL Configuration with Negative Polarity LCD Contrast


## TYPICAL APPLICATIONS

## LT1184F Floating CCFL with Potentiometer Control of Lamp Current



## TYPICAL APPLICATIONS



## LT1184/LT1184F ICCFL PWM Programming



LT1183 IcCfL Programming with Potentiometer Control


R1 AND R2 ARE IDEAL VALUES.
USE NEAREST 1\% VALUE.
$I_{\text {CCFL }}=12 \mu \mathrm{~A}$ TO $50 \mu \mathrm{~A}$.
1182 TA06

LT1184/LT1184F ICCFL Programming with Potentiometer Control


R1 AND R2 ARE IDEAL VALUES.
USE NEAREST $1 \%$ VALUE.
$I_{C C F L}=12 \mu \mathrm{~A}$ TO $50 \mu \mathrm{~A}$.
1182 TA07

LT1182/LT1183/LT1184/LT1184F ICCFL Programming with DAC Control


LT1183 ICCFL PWM Programming with $V_{\text {REF }}$


1182 TA08

LT1184/LT1184F ICCFL PWM Programming with $\mathrm{V}_{\text {REF }}$


1182 TA09

## LT1183 ICCFL PWM Programming with VREF



1182 TA10

## LT1184/LT1184F ICCFL PWM Programming with VREF



## TYPICAL APPLICATIONS

## LT1182 LCD Contrast Positive Boost Converter



LT1182 LCD Contrast Positive Boost/Charge Pump Converter


## LT1182/LT1183/LT1184/LT1184F

## TYPICAL APPLICATIONS

LT1182 LCD Contrast Positive to Negative/Charge Pump Converter


## RELATGD PARTS

| PART NUMBER | FREQUENCY | SWITCH CURRENT | DESCRIPTION |
| :--- | :---: | :---: | :--- |
| LT1107 | 63 kHz <br> Hysteretic | 1 A | Micropower DC/DC Converter for LCD Contrast Control |
| LT1172 | 100 kHz | 1.25 A | Current Mode Switching Regulator for CCFL or LCD <br> Contrast Control |
| LT1173 | 24 kHz <br> Hysteretic | 1 A | Micropower DC/DC Converter for LCD Contrast Control |
| LT1186 | 200 kHz | 1.25 A | CCFL Switching Regulator with DAC for "Bits to <br> Brightness Control" |
| LT1372 | 500 kHz | 1.5 A | Current Mode Switching Regulator for CCFL or LCD <br> Contrast Control |

PACKAGE DESCRIPTIOी Dimensions in inches (millimeters) unless otherwise noted.
$\underset{\text { 16-Lead Plastic SOIC }}{\text { S Package }}$


# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:


