

# Instrumentation Operational Amplifier

**OP-05** 

### **FEATURES**

•	Low Noise 0.6μV <sub>p-p</sub> Max, 0.1 to 10Hz
•	Low Drift vs. Temperature 0.5 μV/°C Max
•	Low Drift vs. Time 0.2µV/Month Typ
•	Low Blas Current 2.0nA Max
•	High CMRR 114dB Min
•	High PSRR 100dB Min
•	High Gain
•	High R <sub>IN</sub> Differential 30MΩ Min
	High R <sub>IN</sub> CM 200GΩ Typ
•	Internally Compensated Stable to 500pF Load

- Fits 725, 108A and 741 Sockets
- 125°C Temperature Tested Dice
- Available in Die Form

# ORDERING INFORMATION 1

		PACKAGE		
T <sub>A</sub> = 25°C V <sub>OS</sub> MAX (mV)	TO-99	CERDIP 8-PIN	PLASTIC 8-PIN	OPERATING TEMPERATURE RANGE
0.15	OP05AJ*	OP05AZ*	_	MIL
0.5	OP05J*	_	-	MIL
0.5	OP05EJ	OP05EZ	OP05EP	COM
1.3	OP05CJ	OP05CZ	OP05CP	СОМ


- For devices processed in total compliance to MiL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

### **GENERAL DESCRIPTION**


The OP-05 series of monolithic instrumentation operational amplifiers combine excellent performance in low-signal-level applications with the simplicity of use of a fully-protected, internally-compensated op amp. The OP-05 has low input offset voltage and bias current combined with very high levels of gain, input impedance, CMRR, and PSRR.

The OP-05 is a direct replacement in 725, 108A, and unnulled 741 sockets allowing instant system performance improvement without redesign. The OP-05 is an excellent choice for a wide variety of applications including strain gauge and thermocouple bridges, high-gain active filters, buffers, integrators, and sample-and-hold amplifiers. For dual-matched versions, refer to the OP-207 and OP-10 data sheets.

#### PIN CONNECTIONS



# SIMPLIFIED SCHEMATIC



# **ABSOLUTE MAXIMUM RATINGS (Note 3)**

Supply Voltage	±22V
Differential Input Voltage	
Input Voltage (Note 1)	±22V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	
J and Z Packages	65°C to +150°C
P Package	85°C to +125°C
Operating Temperature Range	
OP-05A, OP-05	55°C to +125°C
OP-05E, OP-05C	0°C to +70°C
Lead Temperature Range (Soldering, 60 sec	300°C
Junction Temperature	65°C to +150°C

PACKAGE TYPE	e <sub>ja</sub> (NOTE 2)	Θ <sub>IC</sub>	UNITS
TO-99 (J)	150	18	*C/W
8-Pin Hermetic DIP (Z)	148	18	*C/W
8-Pin Plastic DIP (P)	103	43	*C/W

#### NOTES:

- For supply voltages less than ±22V, the absolute maximum input voltage is equal to the supply voltage.
- 8 <sub>jA</sub> is specified for worst case mounting conditions, i.e., 8 <sub>jA</sub> is specified for device in socket for TO, CerDIP, P-DIP, and LCC packages; 9 <sub>jA</sub> is specified for device soldered to printed circuit board for SO and PLCC packages.
- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

# **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = 25^{\circ}$ C, unless otherwise noted.

			(	OP-05	A		OP-06	;	
PARAMETER	SYMBOL	CONDITIONS	Min	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos			0.07	0.15		0.2	0.5	mV
Lang-Term Input Offset Voltage Stability	ΔV <sub>OS</sub> /Time	(Note 1)	_	0.2	1.0	_	0.2	1.0	μV/Mo
Input Offset Current	l <sub>OS</sub>			0.7	2.0	_	1.0	2.8	nA
Input Bias Current	le.		_	±0.7	±2.0	_	± 1.0	±3.0	nA
Input Noise Valtage (Note 2)	● <sub>np-p</sub>	0.1Hz to 10Hz	_	0.35	0.6	_	0.35	0.6	۷ <sub>p-p</sub> س
Input Noise Voltage Density (Note 2)	<b>●</b> n	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz	_	10.3 10.0 9.6	18.0 13.0 11.0	_	10.3 10.0 9.6	18.0 13.0 11.0	nV/√Hz
Input Noise Current (Nois 2)	inp-p	0.1Hz to 10Hz	_	14	30	_	14	30	p∧ <sub>p−p</sub>
Input Noise Current Density (Note 2)	i <sub>n</sub>	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz		0.32 0.14 0.12	0.80 0.23 0.17		0.32 0.14 0.12	0.80 0.23 0.17	pA∕√Hz
Input Resistance — Differential-Mode	R <sub>IN</sub>	(Note 3)	30	80	_	20	60	_	MΩ
Input Resistance — Common-Mode	R <sub>INCM</sub>		_	200		_	200	_	GΩ
Input Voltage Range	IVR		± 13.5	±14.0	_	± 13.5	±14.0	_	٧
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ± 13.5V	114	126	_	114	126	-	dB
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±3V to ±18V		4	10	_	4	10	<i>۱</i> ۷/۷
Lerge-Signal Voltage Gain	Avo	$R_L \ge 2k\Omega$ , $V_O = \pm 10V$ $R_L \ge 500\Omega$ , $V_O = \pm 0.5V$ $V_S = \pm 3V$ (Note 3)	300 150	500 500	-	200 150	500 500		V/mV
Output Voltage Swing	v <sub>o</sub>	R <sub>L</sub> ≥ 10kΩ R <sub>L</sub> ≥ 2kΩ R <sub>L</sub> ≥ 1kΩ	± 12.5 ± 12.0 ± 10.5	±12.8	_	± 12.0	±13.0 ±12.8 ±12.0	<del>-</del>	v
Siew Rate (Note 2)	SR	R <sub>L</sub> ≥ 2k()	0.1	0.3	_	0.1	0.3	_	۷/پs
Closed-Loop Bandwidth (Note 2)	BW	Avc +1.0	0.4	0.6	_	0.4	0.6	_	MHz
Open-Loop Output Resistance	Ro	V <sub>O</sub> = 0, I <sub>O</sub> = 0		60			60	-	Ω
Power Consumption	Po	No load V <sub>S</sub> = ±3V, No load	_	90 4	120 6	-	90 4	120 6	mW
Offset Adjustment Range		$R_p = 20k()$	_	4			4		mV

## NOTES:

- operating days are typically 2.5 µV. Refer to typical performance curve.
- 2. Sample tested.
- 3. Guaranteed by design.

Long-term input offset voltage stability refers to the averaged trend line
of V<sub>OS</sub> vs. Time over extended periods after the first 30 days of operation.
Excluding the initial hour of operation, changes in V<sub>OS</sub> during the first 30

# **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $-55^{\circ}$ C $\leq T_A \leq +125^{\circ}$ C, unless otherwise noted.

			OP-05A			(	OP-05		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos			0.10	0.24		0.3	0.7	mV
Average Input Offset Voltage Drift Without External Trim With External Trim	TCV <sub>OS</sub>	(Note 2) R <sub>P</sub> = 20kΩ (Note 3)		0.3 0.2	0.9 0.5		0.7 0.3	2.0 1.0	μV/°C
Input Offset Current	los			1.0	4.0	_	1.8	5.6	nA
Average Input Offset Current Drift	TCIOS	(Note 2)	_	5	25	_	8	50	pA/°C
Input Bias Current	1 <sub>B</sub>			±1	±4		±2	±6	nA
Average Input Bias Current Drift	TCIs	(Note 2)	_	8	25	_	13	50	pA/⁴C
Input Voltage Range	IVR		± 13.0	±13.5	_	±13.0	±13.5		v
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ± 13.0V	110	123		110	123		Bb Bb
Power Supply Rejection Ratio	PSRR	V <sub>5</sub> = ±3V to ± 18V	_	5	20		5	20	μV/V
Large-Signal Voltage Gain	Avo	$R_L \ge 2k\Omega$ , $V_0 = \pm 10V$	200	400	_	150	400		V/mV
Output Voltage Swing	v <sub>o</sub>	R <sub>L</sub> ≥ 2k()	± 12.0	± 12.6		± 12.0	± 12.6		ν

# **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = 25^{\circ}$ C, unless otherwise noted.

			•	OP-05E			P-050	;		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Input Offset Voltage	Vos		_	0.2	0.5		0.3	1.3	mV	
Long-Term Input Offset Voltage Stability	ΔV <sub>OS</sub> /Time	(Notes 1, 2)	_	0.3	1.5		0,4	2.0	μV/Mo	
Input Offset Current	106			1.2	3.8		1.8	6.0	nA	
Input Bias Current	l <sub>B</sub>			±1.2	±4.0		±1.8	±7.0	nA	
Input Noise Voltage (Note 2)	e <sub>np-p</sub>	0.1Hz to 10Hz		0.35	0.6	_	0.38	0.65	μ∨р-р	
Input Noise Voltage Density (Note 2)	•n	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz	<del>-</del> - -	10.3 10.0 9.6	18.0 13.0 11.0	<u>-</u>	10.5 10.2 9.8	20.0 13.5 11.5	nW√Hz	
Input Noise Current (Note 2)	Inp-p	0.1Hz to 10Hz		14	30		15	35	рА <sub>р-р</sub>	
Input Noise Current Density (Note 2)	I <sub>n</sub>	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz	_ _ _	0.32 0.14 0.12	0.80 0.23 0.17		0.35 0.15 0.13	0.90 0.27 0.18	pA√√Hz	
Input Resistance — Differential-Mode	R <sub>IN</sub>	(Note 3)	15	50			33	_	MΩ	
Input Resistance — Common-Mode	R <sub>INCM</sub>			160	_		120		Gn	
Input Voltage Range	IVR		± 13.5	±14.0		± 13.0	±14.0		v	
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> =±13.5V	110	123		100	120		dB	
Power Supply Rejection Ratio	PSRR	V <sub>3</sub> = ±3V to ±18V		5	20		7	32	μV/V	
Large-Signal Voltage Gain	Avo	$R_L \ge 2k(1, V_O = \pm 10V)$ $R_L \ge 500\Omega, V_O = \pm 0.5V$ $V_S = \pm 3V \text{ (Note 3)}$	200 150	500 500	<del>-</del> -	180	<b>400</b>		V/mV	
Output Voltage Swing	v <sub>o</sub>	$R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$ $R_L \ge 1k\Omega$	±12.0	± 13.0 ± 12.8 ± 12.0	- - -		±13.0 ±12.8 ±12.0		v	
Siew Rate (Note 2)	SR	AL = ≥ 2kΩ	0.1	0.3		0.1	0.3		V/پs	
Closed-Loop Bandwidth (Note 2)	BW	A <sub>VCL</sub> = +1.0	0.4	0.6	_	0.4	0.6		MHz	
Open-Loop Output Resistance	R <sub>O</sub>	V <sub>O</sub> = 0, I <sub>O</sub> = 0		60			60			
Power Consumption	Pd	No load V <sub>S</sub> = ±3V, No load		90 4	120 6		95 4	150 8	Wm	
Offset Adjustment Range		Rp = 20k(1		4		_	4	-	mV	

NOTE: See notes on previous page.

**OP-05 ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15 V$ ,  $0^{\circ} C \le T_A \le +70^{\circ} C$ , unless otherwise noted.


			OP-05E				C		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>OS</sub>		_	0.25	0.6		0.35	1.6	mV
Average Input Offset Voltage Drift Without External Trim	TCVos	(Note 2)	_	0.7	2.0 0.6	_	1.3	4.5 1.5	μV/°C
With External Trim Input Offset Current	TCV <sub>OSn</sub>	R <sub>P</sub> = 20kΩ (Note 3)		1.4	5.3		2.0	8.0	nA
Average Input Offset Current Drift	TCIOS	(Note 2)	-	8	35		12	50	pA/°C
Input Bias Current	i <sub>B</sub>		_	±1.5	±5.5		±2.2	±9.0	nA
Average Input Bies Current Drift	TCIB	(Note 2)	-	13	35		18	50	pA/°C
Input Voltage Range	IVR		±13.0	± 13.5		± 13.0	± 13.5	_	V
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ± 13.0V	107	123		97	120	_	dB
Power Supply Rejection Ratio	PSRA	V <sub>3</sub> = ±3V to ±18V	_	7	32		10	51	٧/٧ير
Large-Signal Voltage Gain	A <sub>vo</sub>	$R_L \ge 2k\Omega$ , $V_0 = \pm 10V$	180	450	_	100	400	_	V/mV
Output Voltage Swing	v <sub>o</sub>	R <sub>L</sub> ≥ 2kΩ	± 12.0	± 12.6	_	±11.0	± 12.6	_	V

### NOTES:

<sup>1.</sup> Long-Term Input Offset Voltage Stability refers to the averaged trend line of  $V_{OS}$ 's. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically 2.5 $\mu$ V. Refer to typical performance curve.

Sample tested.
 Guaranteed by design.

# DICE CHARACTERISTICS (125°C TESTED DICE AVAILABLE)



DIE SIZE 0.101  $\times$  0.052 inch, 5300 sq. mils (2.57  $\times$  1.32 mm, 3.34 sq. mm)

- 1. BALANCE
- 2. INVERTING INPUT
- 3. NONINVERTING INPUT
- 4 V-
- 5. NO CONNECTION
- 6. OUTPUT
- 7. V+
- 8. BALANCE

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $T_A = 25$  °C for OP-05N, OP-05G and OP-05GR devices;  $T_A = 125$  °C for OP-05NT and OP-05GT devices, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-05NT	OP-05N LIMIT	OP-05GT	OP-05G LIMIT	OP-05GR LIMIT	UNITS
Input Offset Voltage	Vos		0.25	0.15	0.7	0.5	1.3	mV MAX
Input Offset Current	los		4.0	2.0	5.7	3.8	6.0	nA MAX
Input Bias Current	I <sub>B</sub>		±4	±2	±6	±4	±7	nA MAX
Input Resistance Differential Mode	R <sub>IN</sub>	(Note 2)	****	20	-	15	8	MO MIN
Input Voltage Range	IVR		± 13.0	± 13.5	± 13.0	± 13.5	± 13.0	V MIN
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ±13.5V at +25°C V <sub>CM</sub> = ±13.0 at +125°C	110	114	110	110	100	dB MIN
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±3V to ± 18V	20	10	20	20	30	MAX V/Vپر
		R <sub>s</sub> = 10kΩ	_	± 12.5	-	±12.5	± 12.0	
Output Voltage Swing	٧o	RL = 2kA	± 12.0	±12.0	± 12.0	± 12.0	±11.5	V MIN
	•	RL = 1kΩ		±10.5		± 10.5		
Large-Signal Voltage Gain	Avo	$R_L = 2k\Omega$ $V_O = \pm 10V$	200	200	150	200	120	V/mV MIN
Differential Input Voltage			±30	±30	±30	±30	±30	V MAX
Power Consumption	Pa	V <sub>OUT</sub> = 0V		120		120	150	mW MAX

### NOTES:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


TYPICAL ELECTRICAL CHARACTERISTICS at  $V_S = \pm\,15V$ ,  $T_A = +\,25^{\circ}\,C$ , unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	OP-05NT TYPICAL	OP-05N TYPICAL	OP-05GT TYPICAL	OP-05G TYPICAL	OP-05GR TYPICAL	UNITE
Average Input Offset Voltage Drift	TCVOS	R <sub>S</sub> ≤ 50Ω	0.3	0.3	0.7	0.7	1,2	μ <b>V/°</b> C
Nulled Input Offset Voltage Drift	TCV <sub>OSn</sub>	$R_S \le 50\Omega$ , $R_p = 20k\Omega$	0.2	0.2	0.3	0.3	0.4	μV/° C
Average Input Offset Current Orift	TCIOS		5	5		8	12	pA/°C
Slew Rate	SR	R <sub>L</sub> ≥ 2kΩ	0.3	0.3	0.3	0.3	0.3	V/μ8
Closed-Loop Bandwidth	BW	Avcl=+1	0.6	0.6	0.6	0.6	0.6	MHz


For 25°C characteristics of NT & GT devices see N & G characteristics


<sup>2.</sup> Guaranteed by design.


# OP-05 TYPICAL PERFORMANCE CHARACTERISTICS

























### TYPICAL PERFORMANCE CHARACTERISTICS







INPUT BIAS CURRENT
vs TEMPERATURE




INPUT OFFSET CURRENT vs TEMPERATURE




**OP-05 LOW FREQUENCY NOISE** 




INPUT WIDEBAND NOISE
vs BANDWIDTH (0.1Hz
TO FREQUENCY INDICATED)




VOLTAGE NOISE DENSITY
vs FREQUENCY




PSRR VS FREQUENCY




CMRR vs FREQUENCY





OPEN-LOOP GAIN vs POWER SUPPLY VOLTAGE





# **OP-05**TYPICAL PERFORMANCE CHARACTERISTICS
















# TYPICAL OFFSET VOLTAGE TEST CIRCUIT



# TYPICAL LOW-FREQUENCY NOISE TEST CIRCUIT\*



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

OP05CN8#PBF